End to End Resilient Timing Architecture – Digital Substation with Process Bus
End to End Resilient Timing Architecture – Digital Substation with Process Bus
Year: 2021
Presenter(s):
- Marcel Geor, Manager, Strategic Marketing & Business Development, Frequency & Time - Microchip Technology